mtvec – IC 123

RISC-V CSR Read and Write Control Module（3）CSR Register Implementation 1

1. Register module Related reference articles: RISC-V teaching plan The code used in this article is based on FII RISC-V V2.01 (without JTAG and…